



Search Session History


Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

		Results
#1	((gathering store operations)<in>metadata)	0
#2	((gathering store and (operations or instructions or commands))<in>metadata)	1
#3	((store <sentence> (operations or instructions or commands))<in>metadata)	709
#4	((store <sentence> (operations or instructions or commands) <sentence> gathering)<in>metadata)	2



Help Contact Us Privacy & Security IEEE.org
© Copyright 2006 IEEE – All Rights Reserved

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT

Tue, 2 May 2006, 7:08:00 PM EST

Search Query Display



May 02, 2006

USPTO



Search

- Full Text
- Concept
- Document ID
- Recent Disclosures

Other

- Prior Art Home
- Support
- Logout

Displaying records #1 through 4 out of 4

Result # 1 Relevance: ○○○○○○

Method for indirect branch prediction using a memory hierarchy

21-Sep-2005 IPCOM000128941D English (United States)
Disclosed is a method for indirect branch prediction using a memory hierarchy. Benefits include improved functionality, improved performance, and improved power performance.

Result # 2 Relevance: ○○○○○○

Method and Apparatus for the Placement of Signals Onto Lanes of a Byte Lane Selectable Bus to Provide Maximum Flexibility in Selecting Signal Groups

2001-06-10 IPCOM000014687D English (United States)
Method and Apparatus for the Placement of Signals Onto Lanes of a Byte Lane Selectable Bus to Provide Maximum Flexibility in Selecting Signal Groups The use of a programmable, byte lane selectable bus requires that the placement of the various processor units/signals be ...

Result # 3 Relevance: ○○○○○○

Method for dynamic lockout avoidance in a SMT processor

2005-01-04 IPCOM000033913D English (United States)
In a simultaneous multi-threaded (SMT) processor, a thread may become "locked out" if it is blocked from making forward progress by the other thread(s). Disclosed is a method to dynamically avoid thread "lockout" by guaranteeing that each thread make ...

Result # 4 Relevance: ○○○○

Technique for Speculatively Sampling Performance Parameters

1994-09-01 IPCOM000113721D English (United States)
In multiprocessor systems using multiple caches whose coherency is managed by hardware, it is important to be able to provide information concerning the migration of cache lines from processor to processor. Measurements of existing multiprocessor systems show that cache ...

Search query: (store queue or STQ) and (counter or timer)

[New search](#) | [Modify this search](#) | [Search within current results](#)

Copyright © 2006 IP.com, Inc. All rights reserved. | [Privacy Statement](#)

[Sign in](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Maps](#) [more »](#)

gathering store operations queue

Search

[Advanced Search](#)
[Preferences](#)**Web**Results 1 - 10 of about **545,000** for **gathering store operations queue**. (0.12 seconds)**Gathering Store Instructions in a Superscalar Processor**

the GPRs and the sequencer has determined that the **store operation** is non-speculative, then the **store** is put into the Committed **Store Queue** ...

www.priorartdatabase.com/IPCOM/000118096/ - [Similar pages](#)

POWER4 System Microarchitecture -- Page 4

The NCU Master includes a 4-deep FIFO **queue** for handling cache inhibited **stores**, including memory mapped I/O **store operations**, and cache and barrier ...

www-03.ibm.com/servers/eserver/pseries/hardware/whitepapers/power4_4.html - 40k - [Cached](#) - [Similar pages](#)

Method and system for specuatively sending processor-issued store ...

The **gathering** of **stores** allows many different **store operations** targeting a given cache line to be absorbed by the **store queue** before the entry is sent to ...

www.freshpatents.com/Method-and-system-for-specuatively-sending-processor-issued-store-operations-to-a-s... - 34k - [Cached](#) - [Similar pages](#)

National Partnership for Advanced Computational Infrastructure ...

30 Number of I = 1 **stores** (before **gathering**). 31 Number of **store** halfword ... 8 **Store queue** is full. 9 A master-generated **store operation** is stalled waiting ...

www.npaci.edu/Horizon/paraver/pmapi.html - 13k - [Cached](#) - [Similar pages](#)

GameTomorrow » XBOX 360 CPU Details Described at MPR Fall ...

Cacheable and Cache Inhibited **store operations** are processed through different pipelines. The cacheable **store** pipe includes 8 **store gathering** buffers per ...

gametomorrow.com/blog/index.php/2005/10/27/xbox-360-cpu-details-described-at-mpr-fall-processor-forum/ - 42k - [Cached](#) - [Similar pages](#)

Exchange 2000 Server Operations Guide: Enterprise Monitoring

Send **Queue** Size – This shows the **queue** of messages outbound from the Information **Store**. In situations where the SMTP service is down or there is a reduction ...

www.microsoft.com/technet/prodtechnol/exchange/2000/maintain/e2kops4.mspx - 67k - [Cached](#) - [Similar pages](#)

[PDF] AN2424: MPC7410 and MPC7450, Comparison and Compatibility

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Three basic types—execution, **store**, and. refetch. Issue **Queue** ... Performs **store gathering** only for. write-through **operations** to nonguarded ...

www.freescale.com/files/32bit/doc/app_note/AN2424.pdf - [Similar pages](#)

@(#)22 1.6 src/bos/usr/sbin/perf/pmapi/libpmapi/POWER3-II.evs ...

#35,u,n,PM_I_1_ST_TO_BUS,Number of I=1 **store operations** to bus Number of I=1 **store** ... #8,u,n,PM_STQ_FULL,**Store queue** is full **Store queue** is full. ...

www.cs.utk.edu/~terpstra/power4/POWER3-II.evs - 34k - [Cached](#) - [Similar pages](#)

Messaging Server Administrator's Guide: Monitoring and Maintaining ...

Both the **queue** and the **store** must have adequate disk space for the messages they ... Each server **stores operation** information in the form of variables, ...

docs.sun.com/source/816-6044-10/maintain.htm - 98k - [Cached](#) - [Similar pages](#)

[PDF] SCI SOCKET - A Fast Socket Implementation over SCIFile Format: PDF/Adobe Acrobat - [View as HTML](#)performed by a CPU posted **store operation** to the local I/O. system. ... ceive **operations** every time the message **queue** status has ...www.gria.org/docs/sci-socket.pdf - [Similar pages](#)

Goooooooooooooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) **Next**New! Crack the Code: [Play the Da Vinci Code Quest on Google.](#)[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google